File: left_shift_registerDownload   Add to favorates  [Vote: very good!  5  4  3  2  1 Vote: very bad!]
  Directory: VHDL-FPGA-Verilog
  Dev tools: VHDL
  File size: 144 KB
  Update: 2009-10-08
  Downloads: 8
  Uploader: 609698911
 Describe: With the EDA to achieve a preset function in parallel with synchronous 8-bit left shift register
File list(time 2009092610~2009120122)(Click to check if it's the file you need, and recomment it at the bottom):
  left_shift_register
  ...................\db
  ...................\..\shift_left.asm.qmsg
  ...................\..\shift_left.cbx.xml
  ...................\..\shift_left.cmp.cdb
  ...................\..\shift_left.cmp.hdb
  ...................\..\shift_left.cmp.logdb
  ...................\..\shift_left.cmp.qrpt
  ...................\..\shift_left.cmp.rdb
  ...................\..\shift_left.cmp.tdb
  ...................\..\shift_left.cmp0.ddb
  ...................\..\shift_left.dbp
  ...................\..\shift_left.db_info
  ...................\..\shift_left.eco.cdb
  ...................\..\shift_left.fit.qmsg
  ...................\..\shift_left.hier_info
  ...................\..\shift_left.hif
  ...................\..\shift_left.map.cdb
  ...................\..\shift_left.map.hdb
  ...................\..\shift_left.map.logdb
  ...................\..\shift_left.map.qmsg
  ...................\..\shift_left.pre_map.cdb
  ...................\..\shift_left.pre_map.hdb
  ...................\..\shift_left.psp
  ...................\..\shift_left.rtlv.hdb
  ...................\..\shift_left.rtlv_sg.cdb
  ...................\..\shift_left.rtlv_sg_swap.cdb
  ...................\..\shift_left.sgdiff.cdb
  ...................\..\shift_left.sgdiff.hdb
  ...................\..\shift_left.signalprobe.cdb
  ...................\..\shift_left.sld_design_entry.sci
  ...................\..\shift_left.sld_design_entry_dsc.sci
  ...................\..\shift_left.syn_hier_info
  ...................\..\shift_left.tan.qmsg
  ...................\shflt.vhd
  ...................\shflt.vwf
  ...................\shift_left.asm.rpt
  ...................\shift_left.done
  ...................\shift_left.fit.eqn
  ...................\shift_left.fit.rpt
  ...................\shift_left.fit.summary
  ...................\shift_left.flow.rpt
  ...................\shift_left.map.eqn
  ...................\shift_left.map.rpt
  ...................\shift_left.map.summary
  ...................\shift_left.pin
  ...................\shift_left.qpf
  ...................\shift_left.qsf
  ...................\shift_left.qws
  ...................\shift_left.tan.rpt
  ...................\shift_left.tan.summary
  ...................\shift_left.vhd
  ...................\shift_left.vwf
 Search in more than 1820000 codes/documents:
 [LFSR.rar] - verilog to achieve 8-order pseudo-random sequence generator, the file contains three main modules: control module, ROM modules, a linear feedback shif
 [T3_1.zip] - a 4-bit shift register which is active on the rising edge of the clock. The register should be able to shift left, shift right, accept a serial and p
 [register-vcode.zip] - shift register verilog code

 [shift_register.rar] - Using Verilog implementation of the shift register, you can achieve the left, shifted to right and other functions
 [gen_displayer.rar] - The Implementation and Research on Pseudo-Random Number Generators with FPGA
 [m.rar] - vhdl, sequence signal generator, issued 11.10101 million, you can change an arbitrary sequence of
 [My_project1.zip] - The eight ordinary encoder University experiment requirements of the experiment, this original code