Describe: The document is based on the Verilog test QUARTUS2_6.0 routines, including an engineering source code, for beginners is the best routine! It is, I spent more than a year after self-written routines in order to beginners entry, which accompanied by many diagrams, very detailed!

File list(time 2002020122~2010010317)(Click to check if it's the file you need, and recomment it at the bottom):
  åŸºäºŽQuartus2çš„Verilog实例详解
  .............................\src
  .............................\...\add
  .............................\...\...\add.asm.rpt
  .............................\...\...\add.bdf
  .............................\...\...\add.cdf
  .............................\...\...\add.done
  .............................\...\...\add.fit.rpt
  .............................\...\...\add.fit.smsg
  .............................\...\...\add.fit.summary
  .............................\...\...\add.flow.rpt
  .............................\...\...\add.map.rpt
  .............................\...\...\add.map.summary
  .............................\...\...\add.pin
  .............................\...\...\add.pof
  .............................\...\...\add.qpf
  .............................\...\...\add.qsf
  .............................\...\...\add.qws
  .............................\...\...\add.sim.rpt
  .............................\...\...\add.sof
  .............................\...\...\add.tan.rpt
  .............................\...\...\add.tan.summary
  .............................\...\...\add.vwf
  .............................\...\...\add_assignment_defaults.qdf
  .............................\...\...\db
  .............................\...\...\..\add.asm.qmsg
  .............................\...\...\..\add.cbx.xml
  .............................\...\...\..\add.cmp.cdb
  .............................\...\...\..\add.cmp.hdb
  .............................\...\...\..\add.cmp.kpt
  .............................\...\...\..\add.cmp.logdb
  .............................\...\...\..\add.cmp.rdb
  .............................\...\...\..\add.cmp.tdb
  .............................\...\...\..\add.cmp0.ddb
  .............................\...\...\..\add.dbp
  .............................\...\...\..\add.db_info
  .............................\...\...\..\add.eco.cdb
  .............................\...\...\..\add.eds_overflow
  .............................\...\...\..\add.fit.qmsg
  .............................\...\...\..\add.hier_info
  .............................\...\...\..\add.hif
  .............................\...\...\..\add.map.cdb
  .............................\...\...\..\add.map.hdb
  .............................\...\...\..\add.map.logdb
  .............................\...\...\..\add.map.qmsg
  .............................\...\...\..\add.pre_map.cdb
  .............................\...\...\..\add.pre_map.hdb
  .............................\...\...\..\add.psp
  .............................\...\...\..\add.pss
  .............................\...\...\..\add.rtlv.hdb
  .............................\...\...\..\add.rtlv_sg.cdb
  .............................\...\...\..\add.rtlv_sg_swap.cdb
  .............................\...\...\..\add.sgdiff.cdb
  .............................\...\...\..\add.sgdiff.hdb
  .............................\...\...\..\add.signalprobe.cdb
  .............................\...\...\..\add.sim.hdb
  .............................\...\...\..\add.sim.qmsg
  .............................\...\...\..\add.sim.rdb
  .............................\...\...\..\add.sim.vwf
  .............................\...\...\..\add.sld_design_entry.sci
  .............................\...\...\..\add.sld_design_entry_dsc.sci
  .............................\...\...\..\add.syn_hier_info
  .............................\...\...\..\add.tan.qmsg
  .............................\...\...\..\wed.zsf
  .............................\...\freqency
  .............................\...\........\ceping.bsf
  .............................\...\........\ceping.v
  .............................\...\........\db
  .............................\...\........\..\plvji.asm.qmsg
  .............................\...\........\..\plvji.cbx.xml
  .............................\...\........\..\plvji.cmp.cdb
  .............................\...\........\..\plvji.cmp.hdb
  .............................\...\........\..\plvji.cmp.kpt
  .............................\...\........\..\plvji.cmp.logdb
  .............................\...\........\..\plvji.cmp.rdb
  .............................\...\........\..\plvji.cmp.tdb
  .............................\...\........\..\plvji.cmp0.ddb
  .............................\...\........\..\plvji.dbp
  .............................\...\........\..\plvji.db_info
  .............................\...\........\..\plvji.eco.cdb
  .............................\...\........\..\plvji.eds_overflow
  .............................\...\........\..\plvji.fit.qmsg
  .............................\...\........\..\plvji.hier_info
  .............................\...\........\..\plvji.hif
  .............................\...\........\..\plvji.map.cdb
  .............................\...\........\..\plvji.map.hdb
  .............................\...\........\..\plvji.map.logdb
  .............................\...\........\..\plvji.map.qmsg
  .............................\...\........\..\plvji.pre_map.cdb
  .............................\...\........\..\plvji.pre_map.hdb
  .............................\...\........\..\plvji.psp
  .............................\...\........\..\plvji.pss
  .............................\...\........\..\plvji.rtlv.hdb
  .............................\...\........\..\plvji.rtlv_sg.cdb
  .............................\...\........\..\plvji.rtlv_sg_swap.cdb
  .............................\...\........\..\plvji.sgdiff.cdb
  .............................\...\........\..\plvji.sgdiff.hdb
  .............................\...\........\..\plvji.signalprobe.cdb
  .............................\...\........\..\plvji.sim.hdb
  .............................\...\........\..\plvji.sim.qmsg

 Downloaders recently:  jiangguofu guozy109 czsyh2006 [More information of uploader alvan08]

 To Search: vhdl verilog routine vhdl VHDL ALTERA 

 [mt48lc8m16a2.rar] - sdram behavioral simulation module can simulate a sdram. Simulation for the control of sdram.
 [CPLD_Design_50.rar] - 50 cases of practical CPLD design, very classic CPLD design, including 50 typical practical applications, involving PWM DC motor driver, coding, etc.,
 [Verilog-HDL.rar] - the CD-ROM include "Verilog-HDL Practice and Application System Design," a book the whole Examples of these examples were passed certificati

 [divider.Rar] - by using Hardware Description Language (vhdl) Description division, and conduct simulation shows that the binary number deepen understanding of the op
 [FIFO.rar] - Asynchronous FIFO controller Verilog Design and Implementation
 [vhdlGuide.Rar] - vhdl language programming software for learning guide. Suitable for beginners in the VHDL language learning.
 [exp1.rar] - FPGA-based A/D conversion can be used quartusII Simulation