File: fsq12Download   Add to favorates  [Vote: very good!  5  4  3  2  1 Vote: very bad!]
  Directory: VHDL-FPGA-Verilog
  Dev tools: VHDL
  File size: 201 KB
  Update: 2009-01-09
  Downloads: 5
  Uploader: pys0404
 Describe: Is a sub-frequency classical procedures, which can adjust the frequency of not only the size, also can adjust the pulse width, pulse frequency, welcome you to download.
File list(time 2006111410~2010010313)(Click to check if it's the file you need, and recomment it at the bottom):
  fsq12
  .....\cmp_state.ini
  .....\da_tran.vhd
  .....\db
  .....\..\add_sub_1nh.tdf
  .....\..\add_sub_5nh.tdf
  .....\..\add_sub_6ag.tdf
  .....\..\add_sub_7ch.tdf
  .....\..\add_sub_8ch.tdf
  .....\..\add_sub_9ch.tdf
  .....\..\add_sub_djh.tdf
  .....\..\add_sub_llh.tdf
  .....\..\add_sub_rah.tdf
  .....\..\fsq.db_info
  .....\..\fsq.eco.cdb
  .....\..\fsq.sld_design_entry.sci
  .....\..\fsq_cmp.qrpt
  .....\..\fsq_sim.qrpt
  .....\..\rom0.hdl.mif
  .....\ExpWave.vhd
  .....\fangbo.vhd
  .....\fp1.vhd
  .....\fp2.vhd
  .....\fptd.vhd
  .....\fsq
  .....\...\cmp_state.ini
  .....\...\da_tran.vhd
  .....\...\db
  .....\...\..\add_sub_1nh.tdf
  .....\...\..\add_sub_5nh.tdf
  .....\...\..\add_sub_6ag.tdf
  .....\...\..\add_sub_7ch.tdf
  .....\...\..\add_sub_8ch.tdf
  .....\...\..\add_sub_9ch.tdf
  .....\...\..\add_sub_djh.tdf
  .....\...\..\add_sub_llh.tdf
  .....\...\..\add_sub_rah.tdf
  .....\...\..\fsq.db_info
  .....\...\..\fsq.eco.cdb
  .....\...\..\fsq.sld_design_entry.sci
  .....\...\..\fsq_cmp.qrpt
  .....\...\..\fsq_sim.qrpt
  .....\...\..\rom0.hdl.mif
  .....\...\ExpWave.vhd
  .....\...\fangbo.vhd
  .....\...\fptd.vhd
  .....\...\fsq.asm.rpt
  .....\...\fsq.cdf
  .....\...\fsq.done
  .....\...\fsq.fit.eqn
  .....\...\fsq.fit.rpt
  .....\...\fsq.fit.summary
  .....\...\fsq.flow.rpt
  .....\...\fsq.map.eqn
  .....\...\fsq.map.rpt
  .....\...\fsq.map.summary
  .....\...\fsq.pin
  .....\...\fsq.pof
  .....\...\fsq.qpf
  .....\...\fsq.qsf
  .....\...\fsq.qws
  .....\...\fsq.sim.rpt
  .....\...\fsq.tan.rpt
  .....\...\fsq.tan.summary
  .....\...\fsq.vhd
  .....\...\fsq.vwf
  .....\...\fsq_assignment_defaults.qdf
  .....\...\piso.vhd
  .....\...\sanjiaobo.vhd
  .....\...\xb.vhd
  .....\...\zhengxuan.vhd
  .....\fsq.asm.rpt
  .....\fsq.cdf
  .....\fsq.done
  .....\fsq.fit.eqn
  .....\fsq.fit.rpt
  .....\fsq.fit.summary
  .....\fsq.flow.rpt
  .....\fsq.map.eqn
  .....\fsq.map.rpt
  .....\fsq.map.summary
  .....\fsq.pin
  .....\fsq.pof
  .....\fsq.qpf
  .....\fsq.qsf
  .....\fsq.qws
  .....\fsq.sim.rpt
  .....\fsq.tan.rpt
  .....\fsq.tan.summary
  .....\fsq.vhd
  .....\fsq.vwf
  .....\fsq_assignment_defaults.qdf
  .....\mp.vhd
  .....\piso.vhd
  .....\sanjiaobo.vhd
  .....\timer.vhd
  .....\xb.vhd
  .....\zhengxuan.vhd
 Search in more than 1820000 codes/documents:
 [fenpinFPGA.rar] - NC-based frequency fpga design process, using vhdl language
 [Lcd-12864.rar] - This is a company with FPGA control ALTER external 128 °Ń 64 LCD procedures, it is useful, I hope you download!
 [Dac.rar] - This is a VHDL languages used on the external DA chip control procedures, using DA converter chip is TI

 [PWM-signal-generator.rar] - Pulse width adjustment signal circuit design, the use of counters to achieve pulse-width adjustable signal circuits.