File: ISE_chineseDownload   Add to favorates  [Vote: very good!  5  4  3  2  1 Vote: very bad!]
  Directory: Editor
  Dev tools: VHDL
  File size: 1924 KB
  Update: 2008-09-17
  Downloads: 1032
  Uploader: lookingforsun
 Describe: Xilinx ISE Chinese Concise Guide, Xilinx Chinese terminology. Pdf, Virtex Series FPGA configuration and read-back, FPGA design checklist. Pdf, design attention. Pdf, logic design attention to the list. Pdf
File list(time 2002053008~2005011207)(Click to check if it's the file you need, and recomment it at the bottom):
  FPGA设计检查清单.pdf
  ISE_chinese.pdf
  Virtex 系列 FPGA 的配置和回读.pdf
  Xilinx术语中文.pdf
  设计注意.pdf
  逻辑设计注意列表.pdf
Please Comment: [Very Good!] [Commonly] [passworded] [Bad Descibe] [Not code/document] [lost file]  [Can't uncompress] [Very bad!] [Note]
 []:ݺܷḻǰ汾Ƚ [DZ]:Very Good [ɻ]:Very Good []:Good [½]:Good [tal]:Very Good [zq]:Very Good [Ž]:Very Good [lyc]:lost files [kain]:Very Good
 Search in more than 1820000 codes/documents:
 [Xilinx_ise_chinese.rar] - Xilinx ise Chinese guides, very easy to understand, including the Institute of you, when I was on the school
 [ise_9.01_xilinx.rar] - xilin, ise_9.01 use, for beginners is a good tutorial.
 [entryandcpldGuide.Rar] - position in the handbook FPGA/CPLD Quick Start. With Altera's chips and the corresponding development of software for the target vector elaborate,

 [ise_tutarial.rar] - xilinx Training Guide overhead, several ppt, on the very detailed
 [xilinx_ise_edk8.1_register.rar] - xilinx ise edk8.1 for registration
 [ise_lecture.rar] -
 [FPGA.rar] - FPGA design of the whole process: Modelsim>> Synplify.Pro>> ise Chapter ModelSim Xilinx compiler library chapter called Xilinx CORE-Genera
 [ise_assistant_design_tool.rar] - Xilinx-ise-aided design tools for use in Chinese, including the IP core generator, layout router, FPGA Editor bottom, timing analyzer, integrated logi
 [ise_book.rar] - Xilinx ise9.x FPGACPLD Design Guide CD-ROM on the original source book contains a large amount of VHDL source code
 [ise.rar] - Getting Started Guide to configure Xilinx __ internal information! ! ! _ 10 minutes Society Xilinx FPGA design